



Features

- Advanced Soft Burst Mode for Low Standby Power and Low Audible Noise
- Random Frequency Fluctuation (RFF) for Low EMI
- Under 50 mW Standby Pow er Consumption at 265 V_{AC}, No-load Condition with Burst Mode
- Pulse-by-Pulse Current Limit
- Overload Protection (OLP), Over-Voltage Protection (OVP), Abnormal Over-Current Protection (AOCP), Internal Thermal Shutdow n (TSD) with Hysteresis, Output-Short Protection (OSP), Line Over-Voltage Protection (LOVP), and Under-Voltage Lockout (UVLO) with Hysteresis
- Low Operating Current (0.4 mA) in Burst Mode
- Internal Startup Circuit
- Internal Avalanche-Rugged 700 V SenseFET
- Built-in Soft-Start: 15 ms
- Auto-Restart Mode

Applications

Pow er Supply for Home Appliances, LCD Monitors, STBs, and DVD Players


Ordering Information Output Power Table⁽²⁾ Operating Current 85~265V_{AC} R_{DS(ON)} 230V_{AC} ±15% Part Number Package Junction Limit (Max.) Temperature (Typ.) Open Open Adapter⁽³⁾ Adapter³ Frame⁽⁴⁾ Frame⁽⁴⁾ 8-DIP FSL117MRIN -40°C ~ +125°C 0.8 A 11 Ω 10 W 15 W 6 W 10 W


Notes:

- 1. Pb-free package per JEDEC J-STD-020B.
- 2. The junction temperature can limit the maximum output power.
- 3. Typical continuous power in a non-ventilated enclosed adapter measured at 50°C ambient temperature.
- 4. Maximum practical continuous power in an open-frame design at 50°C ambient temperature.

Description

The FSL117MRIN is an integrated Pulse Width Modulation (PWM) controller and 700 V SenseFET specifically designed for offline Switched-Mode Power Supplies (SMPS) with minimal external components. The PWM controller includes an integrated fixedfrequency oscillator, Line Over-Voltage Protection (LOV P), Under-Voltage Lockout (UVLO), Leading-Edge Blanking (LEB), optimized gate driver, internal soft-start, temperature-compensated precise current sources for loop compensation, and self-protection circuitry. Compared with a discrete MOSFET and PWM controller solution, the FSL117MRIN can reduce total cost, component count, size, and weight; while simultaneously increasing efficiency, productivity, and system reliability. This device provides a basic platform for cost-effective design of a flyback converter.





Pin Definitions

Pin #	Name	Description			
1	GND	Ground. This pin is the control ground and the SenseFET source.			
2	Vcc	Power Supply . This pin is the positive supply input, which provides the internal operating current for both startup and steady-state operation.			
3	FB	eedback. This pin is internally connected to the inverting input of the PWM comparator. The collector of an opto-coupler is typically tied to this pin. For stable operation, a capacitor mould be placed betw een this pin and GND. If the voltage of this pin reaches 7 V, the verload protection triggers, which shuts down the Pow er Sw itch.			
4	V _{IN}	Line Over-Voltage Input . This pin is the input pin of line voltage. The voltage, which is divided by resistors, is input of this pin. If this pin voltage higher than V_{INH} voltage, the LOVP triggers, which shuts down the Pow er Sw itch Do not leave this pin floating. If LOVP is not used, this pin should be connected directly to the GND.			
5	V _{STR}	Startup . This pin is connected directly, or through a resistor, to the high-voltage DC link. At startup, the internal high-voltage current source supplies internal bias and charges the external capacitor connected to the V_{CC} pin. Once V_{CC} reaches 12 V, the internal current source (I_{CH}) is disabled.			
6					
7	Drain	SenseFET Drain. High-voltage power SenseFET drain connection.			
8					

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol		Parameter	Min.	Max.	Unit
V _{STR}	V _{STR} Pin Voltage			700	V
V _{DS}	Drain Pin Voltage			700	V
Vcc	V _{CC} Pin Voltage			26	V
V _{FB}	Feedback Pin Voltage)	-0.3	10.0	V
VIN	V _{IN} Pin Voltage		-0.3	10.0	V
Ырм	V _{IN} Pin Voltage Drain Current Pulsed ⁽⁵⁾ Drain Current Continuous (T _C =25°C)			4	A
ID	Drain Current Continuous (T _C =25°C)			1	А
EAS	Single Pulsed Avaland	che Energy ⁽⁶⁾		50	mJ
PD	Total Pow er Dissipation $(T_C=25^{\circ}C)^{(7)}$			1.5	W
TJ	Maximum Junction Te		+150	°C	
IJ	Operating Junction Te	-40	+125	°C	
T _{STG}	Storage Temperature		-55	+150	°C
ESD	Electrostatic	Human Body Model, JESD22-A114		5	kV
100	Discharge Capability	Charged Device Model, JESD22-C101		2	

Notes:

5. Non-repetitive rating: pulse width is limited by maximum junction temperature.

6. L=51mH, starting T_=25°C.

7. Infinite cooling condition (refer to the SEMI G30-88).

8. Although this parameter guarantees IC operation, it does not guarantee all electrical characteristics.

Thermal Impedance

T_A=25°C unless otherwise specified. All items are tested with the standards JESD 51-2 and 51-10.

Symbol	I Parameter		Unit
θ _{JA}	Junction-to-Ambient Thermal Impedance ⁽⁹⁾	85	°C/W
θις	Junction-to-Case Thermal Impedance ⁽¹⁰⁾	20	°C/W

Notes:

9. Free standing without heat sink; without copper clad. (Measurement condition: Just before junction temperature T_J enters into OTP.)

10. Measured on the DRAIN pin close to plastic interface.

Electrical Characteristics

 $T_J=25^\circ C$ unless otherwise specified.

Symbol	Pa	rameter	Conditions	Min.	Тур.	Max.	Unit
SenseFET	Section						
BV _{DSS}	Drain-Source Breakdown Voltage		V _{CC} =0 V, Ι _D =200 μΑ	700			V
DSS	Zero-Gate-Voltage Drain Current		V _{DS} =560 V, T _A =125°C			200	μA
R _{DS(ON)}	Drain-Source C	Dn-State Resistance	V _{GS} =10 V, I _D =0.5 A		8.8	11.0	Ω
CISS	Input Capacitance ⁽¹¹⁾		V _{DS} =25 V, V _{GS} =0 V, f=1 MHz		250		pF
Coss	Output Capacita	ance ⁽¹¹⁾	V _{DS} =25 V, V _{GS} =0 V, f=1 MHz		25		pF
tr	Rise Time		V _{DS} =350 V, I _D =1.0 A		4		ns
t _f	Fall Time		V _{DS} =350 V, I _D =1.0 A		10		ns
t _{d(on)}	Turn-On Delay		V _{DS} =350 V, I _D =1.0 A		12		ns
t _{d(off)}	Turn-Off Delay		V _{DS} =350 V, I _D =1.0 A		30		ns
Control Sec	ction			<u> </u>			
fs	Sw itching Freq	uency ⁽¹¹⁾	V _{CC} =14 V, V _{FB} =4 V	61	67	73	kHz
Δfs		uency Variation ⁽¹¹⁾	-25°C < TJ < 125°C		±5	±10	%
DMAX	Maximum Duty		V _{CC} =14 V, V _{FB} =4 V	61	67	73	%
D _{MIN}	Minimum Duty		V _{CC} =14 V, V _{FB} =0 V			0	%
IFB	Feedback Sour		V _{FB} =0 V	65	90	115	μA
VSTART			V _{FB} =0 V, V _{CC} Sweep	11	12	13	V
VSTOP	UVLO Thresho	ld Voltage	After Turn-on, V _{FB} =0 V	7.0	7.5	8.0	V
ts/s	Internal Soft-Start Time		V _{STR} =40 V, V _{CC} Sw eep		15		ms
VRECOMM	Recommended V _{CC} Range			13	_	23	V
Burst Mode		6			I	<u> </u>	
VBURH				0.45	0.50	0.55	V
VBURL	Burst-Mode Vo	ltage	V_{CC} =14 V, V_{FB} Sw eep	0.30	0.35	0.40	V
VBORE		lago		0.00	150	0.10	mV
Protection	Saction				100		
		ward Lineit		0.70	0.00		
	Peak Drain Cur		di/dt=170 mA/µs	0.70	0.80	0.90	A
V _{SD}	Shutdow n Feed	Ŭ	V _{CC} =14 V, V _{FB} Sw eep	6.45	7.00	7.55	V
	Shutdow n Delay Current		V _{CC} =14 V, V _{FB} =4 V	1.2	2.0	2.8	μΑ
	Leading-Edge Blanking Time ^(11,12)			00.0	300		ns
VOVP	Over-Voltage F		V _{CC} Sw eep	23.0	24.5	26.0	V
V _{INH}	Line Over-Voltage Protection Threshold Voltage		V_{CC} =14 V, V_{IN} Sw eep	1.885	1.950	2.015	V
VINHYS	Line Over-Volta Hysteresis	age Protection	V_{CC} =14 V, V_{IN} Sw eep		0.06		V
t _{OSP}		Threshold Time	OSP Triggered when	0.7	1.0	1.3	μs
VOSP	Output-Short Protection ⁽¹¹⁾	Threshold V _{FB}	ton <tosp &="" vfb="">Vosp</tosp>	1.8	2.0	2.2	V
tosp_fb		V _{FB} Blanking Time	(Lasts Longer than t _{OSP_FB})	2.0	2.5	3.0	μs
	1	own Temperature ⁽¹¹⁾	Shutdow n Temperature	125	135	145	°C
TSD	Thormal Oburt	Durn Tomporations (11)					


Electrical Characteristics (Continued)

 $T_J=25^\circ C$ unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit		
Total Device Section								
lop	Operating Supply Current, (Control Part in Burst Mode)	V _{CC} =14 V, V _{FB} =0 V	0.3	0.4	0.5	mA		
lops	Operating Switching Current, (Control Part and SenseFET Part)	V _{CC} =14 V, V _{FB} =2 V	0.8	1.2	1.6	mA		
ISTART	Start Current	V _{CC} =11 V (Before V _{CC} Reaches V _{START})	85	120	155	μA		
Сн	Startup Charging Current	V _{CC} =V _{FB} =0 V, V _{STR} =40 V	0.7	1.0	1.3	mA		
V _{STR}	Minimum V _{STR} Supply Voltage	V _{CC} =V _{FB} =0 V, V _{STR} Sw eep		26		V		

Notes: 11. Although these parameters are guaranteed, they are not 100% tested in production.

12. t_{LEB} includes gate turn-on time.



0.80

0.70

0.60

-40'C -25'C 0'C

0.95 0.90 0.85

-40'C -25'C 0'C 25'C 50'C 75'C 90'C 110'C 120'C 125'C

Temperature [°C]

Figure 6. Startup Charging Current (ICH) vs. TA.

0.80




Figure 8. Feedback Source Current (IFB) vs. TA.

Figure 7. Peak Drain Current Limit (ILIM) vs. TA.

Temperature [°C]

25'C 50'C 75'C 90'C 110'C 120'C 125'C






Figure 9. Shutdown Delay Current (IDELAY) vs. TA.










Functional Description

1. Startup: At startup, an internal high-voltage current source supplies the internal bias and charges the external capacitor (C_{Vcc}) connected to the V_{CC} pin, as illustrated in Figure 18. When V_{CC} reaches 12 V, the FSL117MRIN begins switching and the internal high-voltage current source is disabled. Normal switching operation continues and the power is supplied from the auxiliary transformer winding unless V_{CC} goes below the stop voltage of 7.5 V.




2. Soft-Start: The internal soft-start circuit increases the PWM comparator inverting input voltage, together with the SenseFET current, slowly after startup. The typical soft-start time is 15 ms. The pulse width to the power switching device is progressively increased to establish the correct working conditions for transformers, inductors, and capacitors. The voltage on the output capacitors is progressively increased to smoothly establish the required output voltage. This helps prevent transformer saturation and reduces stress on the secondary diode during startup.


3. Feedback Control: This device employs currentmode control, as shown in Figure 19. An opto-coupler (such as the FOD817) and shunt regulator (such as the KA431) are typically used to implement the feedback network. Comparing the feedback voltage with the voltage across the R_{SENSE} resistor makes it possible to control the switching duty cycle. When the reference pin voltage of the shunt regulator exceeds the internal reference voltage of 2.5 V, the opto-coupler LED current increases, pulling down the feedback voltage and reducing drain current. This typically occurs when the input voltage is increased or the output load is decreased.

3.1 Pulse-by-Pulse Current Limit: Because currentmode control is employed, the peak current through the SenseFET is limited by the inverting input of the PWM comparator (V_{FB}*), as shown in Figure 19. Assuming that the 90 μ A current source flows only through the internal resistor (3R + R = 27 kΩ), the cathode voltage of diode D2 is about 2.5 V. Since D1 is blocked when the feedback voltage (V_{FB}) exceeds 2.5 V, the maximum voltage of the cathode of D2 is clamped at this voltage. Therefore, the peak value of the current through the SenseFET is limited.

3.2 Leading-Edge Blanking (LEB): At the instant the internal SenseFET is turned on, a high-current spike usually occurs through the SenseFET, caused by primary-side capacitance and secondary-side rectifier reverse recovery. Excessive voltage across the R_{SENSE} resistor leads to incorrect feedback operation in the current-mode PWM control. To counter this effect, the FSL117MRIN employs a leading-edge blanking (LEB) circuit. This circuit inhibits the PWM comparator for t_{LEB} (300 ns) after the SenseFET is turned on.




4. Protection Circuits: The FSL117MRIN has several self-protective functions, such as Overload Protection (OLP), Abnormal Over-Current Protection (AOCP), Output-Short Protection (OSP), Over-Voltage Protection (OV P), and Thermal Shutdown (TSD). All the protections are implemented as auto-restart. Once a fault condition is detected, switching is terminated and the SenseFET remains off. This causes V_{CC} to fall. When V_{CC} falls to the Under-Voltage Lockout (UVLO) stop voltage of 7.5 V, the protection is reset and the startup circuit charges the V_{CC} capacitor. When V_{CC} reaches the start voltage of 12.0 V, the FSL117MRIN resumes normal operation. If the fault condition is not removed, the SenseFET remains off and V_{CC} drops to stop voltage again. In this manner, the auto-restart can alternately enable and disable the switching of the power SenseFET until the fault condition is eliminated. Because these protection circuits are fully integrated into the IC without external components, the reliability is improved without increasing cost.



4.1 Overload Protection (OLP): Overload is defined as the load current exceeding its normal level due to an unexpected abnormal event. In this situation, the protection circuit should trigger to protect the SMPS. However, even when the SMPS is in normal operation, the overload protection circuit can be triggered during load transition. To avoid this undesired operation, the overload protection circuit is designed to trigger only after a specified time to determine whether it is a transient situation or a true overload situation. Because of the pulse-by-pulse current-limit capability, the maximum peak current through the SenseFET is limited and, therefore, the maximum input power is restricted with a given input voltage. If the output consumes more than this maximum power, the output voltage (V_{OUT}) decreases below the set voltage. This reduces the current through the opto-coupler LED, which also reduces the opto-coupler transistor current, thus increasing the feedback voltage (VFB). If VFB exceeds 2.5 V, D1 is

blocked and the 2.0 μ A current source starts to charge C_{FB} slowly up. In this condition, V_{FB} continues increasing until it reaches 7.0 V, when the switching operation is terminated, as shown in Figure 21. The delay for shutdown is the time required to charge C_{FB} from 2.5 V to 7.0 V with 2.0 μ A. A 25 ~ 50 ms delay is typical for most applications. This protection is implemented as Auto-Restart Mode.



4.2 Abnormal Over-Current Protection (AOCP): When the secondary rectifier diodes or the transformer pins are shorted, a steep current with extremely high di/dt can flow through the SenseFET during the minimum turn-on time. Overload protection is not enough to protect the FSL117MRIN in that abnormal case: since severe current stress is imposed on the SenseFET until OLP is triggered. The internal AOCP circuit is shown in Figure 22. When the gate turn-on signal is applied to the power SenseFET, the AOCP block is enabled and monitors the current through the sensing-resistor. The voltage across the resistor is compared with a preset AOCP level. If the sensing resistor voltage is greater than the AOCP level, the set signal is applied to the S-R latch, resulting in the shutdow n of the SMPS.





Figure 22. Abnormal Over-Current Protection

4.3. Output-Short Protection (OSP): If the output is shorted, steep current with extremely high di/dt can flow through the SenseFET during the minimum turnon time. Such a steep current creates high-voltage stress on the drain of the SenseFET when turned off. To protect the device from this abnormal condition, OSP is included. It is comprised of detecting V_{FB} and SenseFET turn-on time. When the V_{FB} is higher than 2.0 V and the SenseFET turn-on time is low er than 1.0 μ s, the FSL117MRIN recognizes this condition as an abnormal error and shuts dow n PWM switching until V_{CC} reaches V_{START} again. An abnormal condition output short is show n in Figure 23.





lf Over-Voltage Protection (OVP): 4.4 the secondary-side feedback circuit malfunctions or a solder defect causes an opening in the feedback path, the current through the opto-coupler transistor becomes almost zero. Then V_{FB} climbs up in a similar manner to the overload situation, forcing the preset maximum current to be supplied to the SMPS until the overload protection is triggered. Because more energy than required is provided to the output, the output voltage may exceed the rated voltage before the overload protection is triggered, resulting in the breakdown of the devices in the secondary side. To prevent this situation, an OVP circuit is employed. In general, the V_{CC} is proportional to the output voltage and the FSL117MRIN uses V_{CC} instead of directly monitoring the output voltage. If V_{CC} exceeds 24.5 V, an OV P circuit is triggered, resulting in the termination of the switching operation. To avoid undesired activation of OVP during normal operation, V_{CC} should be designed to be below 24.5 V.

4.5 Thermal Shutdown (TSD): The SenseFET and the control IC on a die in one package makes it easier for the control IC to detect the temperature of the SenseFET. If the temperature exceeds ~140°C, the thermal shutdown is triggered and stops operation. The FSL117MRIN operates in auto-restart mode until the temperature decreases to around 75°C, when normal operation resumes.

4.6 Line Over-Voltage Protection (LOVP): If the line input voltage is increased to an undesirable level, high line input voltage creates high-voltage stress on the entire system. To protect from this abnormal condition, LOV P is included. It is comprised of detecting V_{IN} using divided resistors. When V_{IN} is higher than 1.95 V, this condition is recognized as an abnormal error and PWM switching shuts down until V_{IN} decreases to around 1.89 V (60 mV hysteresis).




Figure 24. Line Over-Voltage Protection

Unlike previous Power Switch families, FSL117MRIN's V_{IN} pin can detect the AC line over-voltage protection function. When the line input voltage exceeds predetermined level at the V_{IN} pin, the controller initiates a fault signal and shuts down PWM output. To prevent erroneous activation of LOVP, the LOVP function is triggered when line over-voltage lasts more than a specific time. An important feature of the LOVP function is auto-recovery. The controller continuously monitors line input voltage, even under fault condition, and turns PWM output on when over-voltage condition disappears. Equation (1) calculates the level of input over voltage to RMS value:

$$V_{IN} _ ovp = 1.95 \times \left(\frac{\left(R1 + R2\right)}{R1}\right) \tag{1}$$

The resistance of the divided resistor can be adjusted as necessary. Small resistance can bring relatively large standby power consumption at light-load condition. To avoid this situation, a several M Ω resistor is recommended. For stable operation, a several M Ω resistor should accompany a capacitor with hundreds of pF capacitance betw een the V_{IN} and GND pins.

5. Soft Burst Mode: To minimize power dissipation in Standby Mode, the FSL117MRIN enters Burst Mode. As the load decreases, the feedback voltage decreases. The device automatically enters Burst Mode when the feedback voltage drops below V_{BURL} (300 mV), as shown in Figure 25. At this point, switching stops and the output voltages start to drop at a rate dependent on standby current load. This causes the feedback voltage to rise. Once it passes V_{BURH} (450 mV), switching resumes. Feedback voltage then falls and the process repeats. Burst Mode alternately enables and disables switching of the SenseFET, reducing switching loss in Standby Mode.

6. Random Frequency Fluctuation (RFF): Fluctuating switching frequency of an SMPS can reduce EMI by spreading the energy over a wide frequency range. The amount of EMI reduction is directly related to the switching frequency variation, which is limited internally. The switching frequency is determined randomly by external feedback voltage and an internal free-running oscillator at every switching instant. This random frequency fluctuation scatters the EMI noise around typical switching frequency (67 kHz) effectively and can reduce the cost of the input filter included to meet the EMI requirements (e.g. EN55022).





Figure 26. Random Frequency Fluctuation



ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications by ustomer information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products for any such unintended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, emp

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada. Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semic onductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

ON Semiconductor: <u>FSL117MRIN</u>