

## M24128 M24C64 M24C32


## 128 Kbit, 64 Kbit and 32 Kbit serial I2C bus EEPROM

#### **Feature summary**

- Two-Wire I<sup>2</sup>C serial interface Supports 400kHz Protocol
- Single supply voltages (see *Table 1* for root part numbers):
  - 2.5 to 5.5V
  - 1.8 to 5.5V
  - 1.7 to 5.5V
- Write Control Input
- Byte and Page Write
- Random And Sequential Read modes
- Self-Timed programming cycle
- Automatic address incrementing
- Enhanced ESD/Latch-Up Protection
- More than 1 Million Write cycles
- More than 40-year data retention
- Packages
  - ECOPACK® (RoHS compliant)

Table 1. Product list

Reference	Root part number	Supply voltage	
M24128	M24128-BW	2.5 to 5.5V	
10124120	M24128-BR	1.8 to 5.5V	
M24C64	M24C64-W	2.5 to 5.5V	
	M24C64-R	1.8 to 5.5V	
	M24C64-F	1.7 to 5.5V	
	M24C32-W	2.5 to 5.5V	
M24C32	M24C32-R	1.8 to 5.5V	
	M24C32-F	1.7 to 5.5V	



## **Contents**

1	Sum	mary de	escription	6
2	Sign	al desci	ription	8
		2.0.1	Serial Clock (SCL)	. 8
		2.0.2	Serial Data (SDA)	. 8
	2.1	Chip E	nable (E0, E1, E2)	8
	2.2	Write C	Control (WC)	8
	2.3	Supply	voltage (V <sub>CC</sub> )	9
		2.3.1	Operating supply voltage V <sub>CC</sub>	.9
		2.3.2	Internal device reset	. 9
		2.3.3	Power-down	. 9
3	Mem	ory org	janization1	11
4	Devi	ce oper	ration1	12
	4.1	Start c	ondition	12
	4.2	Stop co	ondition 1	12
	4.3	Acknow	wledge bit (ACK)	12
	4.4	Data Ir	nput	12
	4.5	Memor	ry addressing1	13
	4.6	Write c	operations1	15
	4.7	Byte W	Vrite	15
	4.8	Page V	Write 1	15
	4.9	Minimi	zing system delays by polling on ACK	17
	4.10	Read o	operations	19
	4.11	Rando	m Address Read 1	19
	4.12	Curren	nt Address Read	19
	4.13	Seque	ntial Read	19
	4.14		wledge in Read mode	
5	Initia	l delive	ery state	20
6	Maxi	mum ra	ating	20

7	DC and AC parameters	21
8	Package mechanical	27
9	Part numbering	31
10	Revision history	32

## List of tables

Table 1.	Product list	1
Table 2.	Signal names	7
Table 3.	Device select code	10
Table 4.	Address most significant byte	10
Table 5.	Address least significant byte	10
Table 6.	Operating modes	
Table 7.	Absolute maximum ratings	20
Table 8.	Operating conditions (M24128-BW, M24C64-W, M24C32-W)	21
Table 9.	Operating conditions (M24128-BR, M24C64-R, M24C32-R)	21
Table 10.	Operating conditions (M24C64-F, M24C32-F)	
Table 11.	AC test measurement conditions	
Table 12.	Input parameters	22
Table 13.	DC characteristics (V <sub>CC</sub> = 2.5V to 5.5V, device grade 6)	22
Table 14.	DC characteristics (V <sub>CC</sub> = 2.5V to 5.5V, device grade 3)	23
Table 15.	DC characteristics (V <sub>CC</sub> = 1.8V to 5.5V)	23
Table 16.	DC characteristics (V <sub>CC</sub> = 1.7V to 5.5V)	24
Table 17.	AC characteristics (V <sub>CC</sub> = 2.5V to 5.5V, device grades 6 and 3)	25
Table 18.	AC characteristics ( $V_{CC} = 1.8V$ to 5.5V or $V_{CC} = 1.7V$ to 5.5V)	25
Table 19.	PDIP8 – 8 pin Plastic DIP, 0.25mm lead frame, package mechanical data	27
Table 20.	SO8 narrow – 8 lead Plastic Small Outline, 150 mils body width,	
	package mechanical data	28
Table 21.	TSSOP8 – 8 lead Thin Shrink Small Outline, package mechanical data	29
Table 22.	UFDFPN8 (MLP8) – 8-lead Ultra thin Fine pitch Dual Flat Package No lead	
	2 x 3mm, package mechanical data	30
Table 23.	Ordering information scheme	31
Table 24	Document revision history	32

# **List of figures**

Logic diagram	6
Device select code	
Maximum RP value versus bus parasitic capacitance (C) for an I2C bus	9
I <sup>2</sup> C bus protocol	. 10
Block diagram	. 11
Write mode sequences with $\overline{WC} = 1$ (data write inhibited)	. 14
Write mode sequences with $\overline{WC} = 0$ (data write enabled)	. 16
Write cycle polling flowchart using ACK	. 17
Read mode sequences	. 18
AC test measurement I/O waveform	. 21
AC waveforms	. 26
PDIP8 – 8 pin Plastic DIP, 0.25mm lead frame, package outline	. 27
SO8 narrow – 8 lead Plastic Small Outline, 150 mils body width, package outline	. 28
TSSOP8 – 8 lead Thin Shrink Small Outline, package outline	. 29
UFDFPN8 (MLP8) – 8-lead Ultra thin Fine pitch Dual Flat Package No lead	
2 x 3mm, package outline	. 30
	$\label{eq:local_model} \begin{tabular}{lllllllllllllllllllllllllllllllllll$


## 1 Summary description

The M24C32, M24C64 and M24128 devices are  $I^2$ C-compatible electrically erasable programmable memories (EEPROM). They are organized as 4096 × 8 bits, 8192 × 8 bits and 16384 × 8 bits, respectively.

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages.

ECOPACK® packages are Lead-free and RoHS compliant. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.

Figure 1. Logic diagram



 $I^2C$  uses a two-wire serial interface, comprising a bi-directional data line and a clock line. The devices carry a built-in 4-bit Device Type Identifier code (1010) in accordance with the  $I^2C$  bus definition.


The device behaves as a slave in the  $I^2C$  protocol, with all memory operations synchronized by the serial clock. Read and Write operations are initiated by a Start condition, generated by the bus master. The Start condition is followed by a Device Select Code and Read/Write bit ( $\overline{RW}$ ) (as described in *Table 3*), terminated by an acknowledge bit.

When writing data to the memory, the device inserts an acknowledge bit during the 9<sup>th</sup> bit time, following the bus master's 8-bit transmission. When data is read by the bus master, the bus master acknowledges the receipt of the data byte in the same way. Data transfers are terminated by a Stop condition after an Ack for Write, and after a NoAck for Read.

Table 2. Signal names

E0, E1, E2	Chip Enable
SDA	Serial Data
SCL	Serial Clock
WC	Write Control
V <sub>CC</sub>	Supply Voltage
V <sub>SS</sub>	Ground

Figure 2. DIP, SO, TSSOP and UFDFPN connections



1. See Package mechanical section for package dimensions, and how to identify pin-1.

## 2 Signal description

#### 2.0.1 Serial Clock (SCL)

This input signal is used to strobe all data in and out of the device. In applications where this signal is used by slave devices to synchronize the bus to a slower clock, the bus master must have an open drain output, and a pull-up resistor must be connected from Serial Clock (SCL) to  $V_{CC}$ . (*Figure 4* indicates how the value of the pull-up resistor can be calculated). In most applications, though, this method of synchronization is not employed, and so the pull-up resistor is not necessary, provided that the bus master has a push-pull (rather than open drain) output.


#### 2.0.2 Serial Data (SDA)

This bi-directional signal is used to transfer data in or out of the device. It is an open drain output that may be wire-OR'ed with other open drain or open collector signals on the bus. A pull up resistor must be connected from Serial Data (SDA) to V<sub>CC</sub>. (*Figure 4* indicates how the value of the pull-up resistor can be calculated).

#### 2.1 Chip Enable (E0, E1, E2)

These input signals are used to set the value that is to be looked for on the three least significant bits (b3, b2, b1) of the 7-bit Device Select Code. These inputs must be tied to  $V_{CC}$  or  $V_{SS}$ , to establish the Device Select Code as shown in *Figure 3*. When not connected (left floating), these inputs are read as Low (0,0,0).

Figure 3. Device select code



## 2.2 Write Control (WC)

This input signal is useful for protecting the entire contents of the memory from inadvertent write operations. Write operations are disabled to the entire memory array when Write Control  $(\overline{WC})$  is driven High. When unconnected, the signal is internally read as  $V_{IL}$ , and Write operations are allowed.

When Write Control (WC) is driven High, Device Select and Address bytes are acknowledged, Data bytes are not acknowledged.

### 2.3 Supply voltage (V<sub>CC</sub>)

#### 2.3.1 Operating supply voltage V<sub>CC</sub>

Prior to selecting the memory and issuing instructions to it, a valid and stable  $V_{CC}$  voltage within the specified [ $V_{CC}$ (min),  $V_{CC}$ (max)] range must be applied (see *Table 9* and *Table 10*). In order to secure a stable DC supply voltage, it is recommended to decouple the  $V_{CC}$  line with a suitable capacitor (usually of the order of 10nF to 100nF) close to the  $V_{CC}/V_{SS}$  package pins.

This voltage must remain stable and valid until the end of the transmission of the instruction and, for a Write instruction, until the completion of the internal write cycle  $(t_W)$ .

#### 2.3.2 Internal device reset

In order to prevent inadvertent Write operations during Power-up, a Power On Reset (POR) circuit is included. At Power-up (continuous rise of  $V_{CC}$ ), the device does not respond to any instruction until  $V_{CC}$  has reached the Power On Reset threshold voltage (this threshold is lower than the minimum  $V_{CC}$  operating voltage defined in *Table 9* and *Table 10*).

When  $V_{\text{CC}}$  has passed the POR threshold, the device is reset and is in Standby Power mode.

#### 2.3.3 Power-down

At Power-down (continuous decrease of  $V_{CC}$ ), as soon as  $V_{CC}$  drops from the normal operating voltage to below the Power On Reset threshold voltage, the device stops responding to any instruction sent to it.

During Power-down, the device must be deselected and in the Standby Power mode (that is there should be no internal Write cycle in progress).




Figure 4. Maximum R<sub>P</sub> value versus bus parasitic capacitance (C) for an I<sup>2</sup>C bus

SCL SDA ← SDA → SDA → START STOP Input Change Condition Condition SCL MSB ACK SDA START Condition SCL MSB ACK SDA STOP Condition AI00792B

Figure 5. I<sup>2</sup>C bus protocol

Table 3. Device select code

	Device Type Identifier <sup>(1)</sup>				Chip E	nable Add	dress <sup>(2)</sup>	$R\overline{W}$
	b7 b6 b5 b4				b3	b2	b1	b0
Device Select Code	1	0	1	0	E2	E1	E0	R₩

<sup>1.</sup> The most significant bit, b7, is sent first.

2. E0, E1 and E2 are compared against the respective external pins on the memory device.

Table 4. Address most significant byte

b15         b14         b13         b12         b11         b10         b9         b8	
---	--


#### Table 5. Address least significant byte

b7	b6	b5	b4	b3	b2	b1	b0

## 3 Memory organization

The memory is organized as shown in *Figure 6*.

Figure 6. Block diagram



### 4 Device operation

The device supports the I<sup>2</sup>C protocol. This is summarized in *Figure 5*. Any device that sends data on to the bus is defined to be a transmitter, and any device that reads the data to be a receiver. The device that controls the data transfer is known as the bus master, and the other as the slave device. A data transfer can only be initiated by the bus master, which will also provide the serial clock for synchronization. The M24C32, M24C64 and M24128 devices are always slaves in all communications.

#### 4.1 Start condition

Start is identified by a falling edge of Serial Data (SDA) while Serial Clock (SCL) is stable in the High state. A Start condition must precede any data transfer command. The device continuously monitors (except during a Write cycle) Serial Data (SDA) and Serial Clock (SCL) for a Start condition, and will not respond unless one is given.

#### 4.2 Stop condition

Stop is identified by a rising edge of Serial Data (SDA) while Serial Clock (SCL) is stable and driven High. A Stop condition terminates communication between the device and the bus master. A Read command that is followed by NoAck can be followed by a Stop condition to force the device into the Stand-by mode. A Stop condition at the end of a Write command triggers the internal Write cycle.

### 4.3 Acknowledge bit (ACK)

The acknowledge bit is used to indicate a successful byte transfer. The bus transmitter, whether it be bus master or slave device, releases Serial Data (SDA) after sending eight bits of data. During the 9<sup>th</sup> clock pulse period, the receiver pulls Serial Data (SDA) Low to acknowledge the receipt of the eight data bits.

## 4.4 Data Input

During data input, the device samples Serial Data (SDA) on the rising edge of Serial Clock (SCL). For correct device operation, Serial Data (SDA) must be stable during the rising edge of Serial Clock (SCL), and the Serial Data (SDA) signal must change *only* when Serial Clock (SCL) is driven Low.

### 4.5 Memory addressing

To start communication between the bus master and the slave device, the bus master must initiate a Start condition. Following this, the bus master sends the Device Select Code, shown in *Table 3* (on Serial Data (SDA), most significant bit first).

The Device Select Code consists of a 4-bit Device Type Identifier, and a 3-bit Chip Enable "Address" (E2, E1, E0). To address the memory array, the 4-bit Device Type Identifier is 1010b.

Up to eight memory devices can be connected on a single I<sup>2</sup>C bus. Each one is given a unique 3-bit code on the Chip Enable (E0, E1, E2) inputs. When the Device Select Code is received, the device only responds if the Chip Enable Address is the same as the value on the Chip Enable (E0, E1, E2) inputs.

The  $8^{th}$  bit is the Read/Write bit (RW). This bit is set to 1 for Read and 0 for Write operations.

If a match occurs on the Device Select code, the corresponding device gives an acknowledgment on Serial Data (SDA) during the 9<sup>th</sup> bit time. If the device does not match the Device Select code, it deselects itself from the bus, and goes into Stand-by mode.

Table 6. Operating modes

Mode	R₩ bit	WC <sup>(1)</sup>	Bytes	Initial Sequence	
Current Address Read	1	Х	1	START, Device Select, RW = 1	
Random Address	0	X		START, Device Select, $R\overline{W} = 0$ , Address	
Read	1	Х	ı	reSTART, Device Select, $R\overline{W} = 1$	
Sequential Read	1	Х	≥ 1	Similar to Current or Random Address Read	
Byte Write	0	V <sub>IL</sub>	1	START, Device Select, $R\overline{W} = 0$	
Page Write	Write 0 V <sub>IL</sub>		≤ 32 for M24C64 and M24C32	START, Device Select, $R\overline{W} = 0$	
			≤ 64 for M24128		

<sup>1.</sup>  $X = V_{IH}$  or  $V_{IL}$ .




Figure 7. Write mode sequences with  $\overline{WC} = 1$  (data write inhibited)

#### 4.6 Write operations

Following a Start condition the bus master sends a Device Select Code with the Read/Write bit (RW) reset to 0. The device acknowledges this, as shown in *Figure 8*, and waits for two address bytes. The device responds to each address byte with an acknowledge bit, and then waits for the data Byte.

Writing to the memory may be inhibited if Write Control ( $\overline{WC}$ ) is driven High. Any Write instruction with Write Control ( $\overline{WC}$ ) driven High (during a period of time from the Start condition until the end of the two address bytes) will not modify the memory contents, and the accompanying data bytes are *not* acknowledged, as shown in *Figure 7*.

Each data byte in the memory has a 16-bit (two byte wide) address. The Most Significant Byte (*Table 4*) is sent first, followed by the Least Significant Byte (*Table 5*). Bits b15 to b0 form the address of the byte in memory.

When the bus master generates a Stop condition immediately after the Ack bit (in the "10<sup>th</sup> bit" time slot), either at the end of a Byte Write or a Page Write, the internal Write cycle is triggered. A Stop condition at any other time slot does not trigger the internal Write cycle.

After the Stop condition, the delay  $t_{W}$ , and the successful completion of a Write operation, the device's internal address counter is incremented automatically, to point to the next byte address after the last one that was modified.

During the internal Write cycle, Serial Data (SDA) is disabled internally, and the device does not respond to any requests.

#### 4.7 Byte Write

After the Device Select code and the address bytes, the bus master sends one data byte. If the addressed location is Write-protected, by Write Control (WC) being driven High, the device replies with NoAck, and the location is not modified. If, instead, the addressed location is not Write-protected, the device replies with Ack. The bus master terminates the transfer by generating a Stop condition, as shown in *Figure 8*.

## 4.8 Page Write

The Page Write mode allows up to 32 bytes (for the M24C32 and M24C64) or 64 bytes (for the M24128) to be written in a single Write cycle, provided that they are all located in the same 'row' in the memory: that is, the most significant memory address bits (b13-b6 for M24128, b12-b5 for M24C64, and b11-b5 for M24C32) are the same. If more bytes are sent than will fit up to the end of the row, a condition known as 'roll-over' occurs. This should be avoided, as data starts to become overwritten in an implementation dependent way.

The bus master sends from 1 to 32 bytes of data (for the M24C32 and M24C64) or 64 bytes of data (for the M24128), each of which is acknowledged by the device if Write Control ( $\overline{WC}$ ) is Low. If Write Control ( $\overline{WC}$ ) is High, the contents of the addressed memory location are not modified, and each data byte is followed by a NoAck. After each byte is transferred, the internal byte address counter (inside the page) is incremented. The transfer is terminated by the bus master generating a Stop condition.




Figure 8. Write mode sequences with  $\overline{WC} = 0$  (data write enabled)




Figure 9. Write cycle polling flowchart using ACK


## 4.9 Minimizing system delays by polling on ACK

During the internal Write cycle, the device disconnects itself from the bus, and writes a copy of the data from its internal latches to the memory cells. The maximum Write time  $(t_w)$  is shown in *Table 17* and *Table 18*, but the typical time is shorter. To make use of this, a polling sequence can be used by the bus master.

The sequence, as shown in Figure 9, is:

- Initial condition: a Write cycle is in progress.
- Step 1: the bus master issues a Start condition followed by a Device Select Code (the first byte of the new instruction).
- Step 2: if the device is busy with the internal Write cycle, no Ack will be returned and the bus master goes back to Step 1. If the device has terminated the internal Write cycle, it responds with an Ack, indicating that the device is ready to receive the second part of the instruction (the first byte of this instruction having been sent during Step 1).

Figure 10. Read mode sequences



The seven most significant bits of the Device Select Code of a Random Read (in the 1<sup>st</sup> and 4<sup>th</sup> bytes) must be identical.

#### 4.10 Read operations

Read operations are performed independently of the state of the Write Control ( $\overline{WC}$ ) signal.

After the successful completion of a Read operation, the device's internal address counter is incremented by one, to point to the next byte address.

#### 4.11 Random Address Read

A dummy Write is first performed to load the address into this address counter (as shown in *Figure 10*) but *without* sending a Stop condition. Then, the bus master sends another Start condition, and repeats the Device Select Code, with the Read/Write bit (RW) set to 1. The device acknowledges this, and outputs the contents of the addressed byte. The bus master must *not* acknowledge the byte, and terminates the transfer with a Stop condition.

#### 4.12 Current Address Read

For the Current Address Read operation, following a Start condition, the bus master only sends a Device Select Code with the Read/Write bit (RW) set to 1. The device acknowledges this, and outputs the byte addressed by the internal address counter. The counter is then incremented. The bus master terminates the transfer with a Stop condition, as shown in *Figure 10*, *without* acknowledging the Byte.

#### 4.13 Sequential Read

This operation can be used after a Current Address Read or a Random Address Read. The bus master *does* acknowledge the data byte output, and sends additional clock pulses so that the device continues to output the next byte in sequence. To terminate the stream of bytes, the bus master must *not* acknowledge the last byte, and *must* generate a Stop condition, as shown in *Figure 10*.

The output data comes from consecutive addresses, with the internal address counter automatically incremented after each byte output. After the last memory address, the address counter 'rolls-over', and the device continues to output data from memory address 00h.

## 4.14 Acknowledge in Read mode

For all Read commands, the device waits, after each byte read, for an acknowledgment during the 9<sup>th</sup> bit time. If the bus master does not drive Serial Data (SDA) Low during this time, the device terminates the data transfer and switches to its Stand-by mode.

## 5 Initial delivery state

The device is delivered with all bits in the memory array set to 1 (each byte contains FFh).

## 6 Maximum rating

Stressing the device outside the ratings listed in *Table 7* may cause permanent damage to the device. These are stress ratings only, and operation of the device at these, or any other conditions outside those indicated in the Operating sections of this specification, is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Table 7. Absolute maximum ratings

Symbol	Parameter	Min.	Max.	Unit
$T_A$	Ambient Operating Temperature	-40	130	°C
T <sub>STG</sub>	Storage Temperature	-65	150	°C
т	Lead Temperature during Soldering	see note <sup>(1)</sup>		°C
T <sub>LEAD</sub>	PDIP-Specific Lead Temperature during Soldering		260 <sup>(2)</sup>	°C
V <sub>IO</sub>	Input or Output range	-0.50	6.5	V
V <sub>CC</sub>	Supply Voltage	-0.50	6.5	V
V <sub>ESD</sub>	Electrostatic Discharge Voltage (Human Body model) <sup>(3)</sup>	-4000	4000	V

Compliant with JEDEC Std J-STD-020C (for small body, Sn-Pb or Pb assembly), the ST ECOPACK® 7191395 specification, and the European directive on Restrictions on Hazardous Substances (RoHS) 2002/95/EU.

<sup>2.</sup>  $T_{LEAD}$  max must not be applied for more than 10s.

<sup>3.</sup> AEC-Q100-002 (compliant with JEDEC Std JESD22-A114A, C1=100pF, R1=1500Ω, R2=500Ω)

## 7 DC and AC parameters

This section summarizes the operating and measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC Characteristic tables that follow are derived from tests performed under the Measurement Conditions summarized in the relevant tables. Designers should check that the operating conditions in their circuit match the measurement conditions when relying on the quoted parameters.

Table 8. Operating conditions (M24128-BW, M24C64-W, M24C32-W)

Symbol	Parameter	Min.	Max.	Unit
V <sub>CC</sub>	Supply Voltage	2.5	5.5	V
т	Ambient Operating Temperature (Device Grade 6)	-40	85	°C
T <sub>A</sub>	Ambient Operating Temperature (Device Grade 3)	-40	125	°C

Table 9. Operating conditions (M24128-BR, M24C64-R, M24C32-R)

Symbol	Parameter	Min.	Max.	Unit
V <sub>CC</sub>	Supply Voltage	1.8	5.5	V
T <sub>A</sub>	Ambient Operating Temperature	-40	85	°C

Table 10. Operating conditions (M24C64-F, M24C32-F)

Symbol	Parameter	Min.	Max.	Unit
V <sub>CC</sub>	Supply Voltage	1.7	5.5	V
T <sub>A</sub>	Ambient Operating Temperature	-20	85	°C

Table 11. AC test measurement conditions

Symbol	Parameter	Min.	Max.	Unit
$C_L$	Load Capacitance	10	pF	
	Input Rise and Fall Times		50	ns
	Input Levels	0.2V <sub>CC</sub> to 0.8V <sub>CC</sub>		V
	Input and Output Timing Reference Levels	0.3V <sub>CC</sub> to	o 0.7V <sub>CC</sub>	V

Figure 11. AC test measurement I/O waveform




Table 12. Input parameters

Symbol	Parameter <sup>(1),(2)</sup>	Test Condition	Min.	Max.	Unit
C <sub>IN</sub>	Input Capacitance (SDA)			8	pF
C <sub>IN</sub>	Input Capacitance (other pins)			6	pF
Z <sub>WCL</sub>	WC Input Impedance	V <sub>IN</sub> < 0.3V <sub>CC</sub>	50	200	kΩ
Z <sub>WCH</sub>	WC Input Impedance	$V_{IN} > 0.7V_{CC}$	500		kΩ
t <sub>NS</sub>	Pulse width ignored (Input Filter on SCL and SDA)			200	ns

<sup>1.</sup>  $T_A = 25^{\circ}C$ , f = 400kHz

Table 13. DC characteristics ( $V_{CC} = 2.5V$  to 5.5V, device grade 6)

Symbol	Parameter	Parameter Test Condition (in addition to those in <i>Table 8</i> )		Max.	Unit
I <sub>LI</sub>	Input Leakage Current (SCL, SDA, E2, E1, E0)	$V_{IN} = V_{SS}$ or $V_{CC}$ device in Stand-by mode		± 2	μΑ
I <sub>LO</sub>	Output Leakage Current	$V_{OUT} = V_{SS}$ or $V_{CC}$ , SDA in Hi-Z		± 2	μA
I <sub>CC</sub>	Supply Current (Read)	$2.5 \text{V} < \text{V}_{\text{CC}} < 5.5 \text{V}, \text{f}_{\text{c}} = 400 \text{kHz}$ (rise/fall time < 30ns)		2	mA
I <sub>CC0</sub>	Supply Current (Write)	During t <sub>W</sub> , 2.5V < V <sub>CC</sub> < 5.5V		5 <sup>(1)</sup>	mA
	Stand-by Supply Current	$V_{IN} = V_{SS} \text{ or } V_{CC},$ $V_{CC} = 5.5V$		5	μΑ
I <sub>CC1</sub>	Stand-by Supply Current	$V_{IN} = V_{SS} \text{ or } V_{CC},$ $V_{CC} = 2.5V$		2	μΑ
V <sub>IL</sub>	Input Low Voltage (SDA, SCL, WC)		-0.45	0.3V <sub>CC</sub>	V
V <sub>IH</sub>	Input High Voltage (SDA, SCL, WC)		0.7V <sub>CC</sub>	V <sub>CC</sub> +1	V
V <sub>OL</sub>	Output Low Voltage	$I_{OL} = 2.1$ mA, $V_{CC} = 2.5$ V or $I_{OL} = 3$ mA, $V_{CC} = 5.5$ V		0.4	V

<sup>1.</sup> Characterized value, not tested in production.

<sup>2.</sup> Sampled only, not 100% tested.

Table 14. DC characteristics ( $V_{CC} = 2.5V$  to 5.5V, device grade 3)

Symbol	Parameter Test Condition (in addition to those in <i>Table 8</i> )		Min.	Max.	Unit
I <sub>LI</sub>	Input Leakage Current (SCL, SDA, E2, E1, E0)	$V_{IN} = V_{SS}$ or $V_{CC}$ device in Stand-by mode		± 2	μΑ
I <sub>LO</sub>	Output Leakage Current	$V_{OUT} = V_{SS}$ or $V_{CC}$ , SDA in Hi-Z		± 2	μA
I <sub>CC</sub>	Supply Current (Read)			2	mA
I <sub>CC0</sub>	Supply Current (Write)	During $t_W$ , 2.5V < $V_{CC}$ < 5.5V		5 <sup>(1)</sup>	mA
I <sub>CC1</sub>	Stand-by Supply Current $V_{IN} = V_{SS}$ or $V_{CC}$ , $2.5V < V_{CC} < 5.5V$			10	μΑ
V <sub>IL</sub>	Input Low Voltage (SDA, SCL, WC)		-0.45	0.3V <sub>CC</sub>	V
V <sub>IH</sub>	Input High Voltage (SDA, SCL, WC)		0.7V <sub>CC</sub>	V <sub>CC</sub> +1	V
V <sub>OL</sub>	Output Low Voltage	$I_{OL} = 2.1 \text{mA}, V_{CC} = 2.5 \text{V} \text{ or}$ $I_{OL} = 3 \text{mA}, V_{CC} = 5.5 \text{V}$		0.4	V

<sup>1.</sup> Characterized value, not tested in production.

Table 15. DC characteristics ( $V_{CC} = 1.8V \text{ to } 5.5V$ )

Symbol	Parameter	Parameter Test Condition (in addition to those in <i>Table 9</i> )		Max.	Unit
ILI	Input Leakage Current (SCL, SDA, E2, E1, E0)	$V_{IN} = V_{SS}$ or $V_{CC}$ device in Stand-by mode		± 2	μΑ
I <sub>LO</sub>	Output Leakage Current	$V_{OUT} = V_{SS}$ or $V_{CC}$ , SDA in Hi-Z		± 2	μΑ
I <sub>CC</sub>	Supply Current (Read)	$V_{CC}$ =1.8V, $f_c$ = 400kHz (rise/fall time < 30ns)		0.8	mA
I <sub>CC0</sub>	Supply Current (Write)	During t <sub>W</sub> , 1.8V < V <sub>CC</sub> < 2.5V		3 <sup>(1)</sup>	mA
I <sub>CC1</sub>	Stand-by Supply Current	$V_{IN} = V_{SS} \text{ or } V_{CC},$ 1.8V < $V_{CC}$ < 2.5V		1	μA
V <sub>IL</sub>	Input Low Voltage (SDA, SCL, WC)		-0.45	0.3 V <sub>CC</sub>	٧
V <sub>IH</sub>	Input High Voltage (SDA, SCL, WC)		0.7V <sub>CC</sub>	V <sub>CC</sub> +1	V
V <sub>OL</sub>	Output Low Voltage	$I_{OL} = 0.7 \text{ mA}, V_{CC} = 1.8 \text{ V}$		0.2	V

<sup>1.</sup> Characterized value, not tested in production.

Table 16. DC characteristics  $(V_{CC} = 1.7V \text{ to } 5.5V)^{(1)}$ 

Symbol	Parameter	Test Condition (in addition to those in  Table 10)		Max.	Unit
ILI	Input Leakage Current (SCL, SDA, E2, E1, E0)	$V_{IN} = V_{SS}$ or $V_{CC}$ device in Stand-by mode		± 2	μA
I <sub>LO</sub>	Output Leakage Current	$V_{OUT} = V_{SS}$ or $V_{CC}$ , SDA in Hi-Z		± 2	μΑ
I <sub>CC</sub>	Supply Current (Read)	$V_{CC}$ =1.7V, $f_c$ = 400kHz (rise/fall time < 30ns)		0.8	mA
I <sub>CC0</sub>	Supply Current (Write)	During t <sub>W</sub> , 1.7V < V <sub>CC</sub> < 2.5V		3 <sup>(2)</sup>	mA
I <sub>CC1</sub>	Stand-by Supply Current	$V_{IN} = V_{SS} \text{ or } V_{CC},$ 1.7V < $V_{CC}$ < 2.5V		1	μA
V <sub>IL</sub>	Input Low Voltage (SDA, SCL, WC)		-0.45	0.3 V <sub>CC</sub>	V
V <sub>IH</sub>	Input High Voltage (SDA, SCL, WC)		0.7V <sub>CC</sub>	V <sub>CC</sub> +1	V
V <sub>OL</sub>	Output Low Voltage	$I_{OL} = 0.7 \text{ mA}, V_{CC} = 1.7 \text{ V}$		0.2	V

<sup>1.</sup> Preliminary data.

<sup>2.</sup> Characterized value, not tested in production.

Test conditions specified in Table 11 and Table 8 **Symbol** Alt. **Parameter** Min. Max. Unit 400 **Clock Frequency** kHz  $f_C$  $f_{SCL}$ Clock Pulse Width High 600 ns t<sub>CHCL</sub> t<sub>HIGH</sub> Clock Pulse Width Low 1300 ns t<sub>CLCH</sub>  $t_{LOW}$ t<sub>DL1DL2</sub><sup>(1)</sup> 300  $t_{\mathsf{F}}$ SDA Fall Time 20 ns 100 Data In Set Up Time ns  $t_{DXCX}$ t<sub>SU:DAT</sub> Data In Hold Time 0 ns t<sub>CLDX</sub> t<sub>HD:DAT</sub> Data Out Hold Time 200 ns t<sub>CLQX</sub>  $t_{DH}$ t<sub>CLQV</sub><sup>(2)</sup>  $t_{\mathsf{A}\mathsf{A}}$ Clock Low to Next Data Valid (Access Time) 200 900 ns t<sub>CHDX</sub>(3) Start Condition Set Up Time 600 ns t<sub>SU:STA</sub> Start Condition Hold Time 600 t<sub>DLCL</sub> t<sub>HD:STA</sub> ns Stop Condition Set Up Time 600 ns t<sub>CHDH</sub> t<sub>SU:STO</sub> Time between Stop Condition and Next Start Condition 1300 t<sub>DHDL</sub> ns t<sub>BUF</sub> Write Time 5  $t_W$  $t_{WR}$ ms

Table 17. AC characteristics (V<sub>CC</sub> = 2.5V to 5.5V, device grades 6 and 3)

Table 18. AC characteristics ( $V_{CC} = 1.8V \text{ to } 5.5V \text{ or } V_{CC} = 1.7V \text{ to } 5.5V$ )

Test conditions specified in Table 11 and Table 9 or Table 10										
Symbol	Alt.	Min.	Max.	Unit						
f <sub>C</sub>	$f_{SCL}$	Clock Frequency		400	kHz					
t <sub>CHCL</sub>	t <sub>HIGH</sub>	Clock Pulse Width High	600		ns					
t <sub>CLCH</sub>	$t_{LOW}$	Clock Pulse Width Low	1300		ns					
t <sub>DL1DL2</sub> <sup>(1)</sup>	t <sub>F</sub>	SDA Fall Time	20	300	ns					
t <sub>DXCX</sub>	t <sub>SU:DAT</sub>	Data In Set Up Time	100		ns					
t <sub>CLDX</sub>	t <sub>HD:DAT</sub>	Data In Hold Time	0		ns					
t <sub>CLQX</sub>	t <sub>DH</sub>	Data Out Hold Time	200		ns					
t <sub>CLQV</sub> (2)	t <sub>AA</sub>	Clock Low to Next Data Valid (Access Time)	200	900	ns					
t <sub>CHDX</sub> (3)	t <sub>SU:STA</sub>	Start Condition Set Up Time	600		ns					
t <sub>DLCL</sub>	t <sub>HD:STA</sub>	Start Condition Hold Time	600		ns					
t <sub>CHDH</sub>	t <sub>SU:STO</sub>	Stop Condition Set Up Time	600		ns					
t <sub>DHDL</sub>	t <sub>BUF</sub>	Time between Stop Condition and Next Start Condition	1300		ns					
t <sub>W</sub>	t <sub>WR</sub>	Write Time		10	ms					

<sup>1.</sup> Sampled only, not 100% tested.

<sup>1.</sup> Sampled only, not 100% tested.


<sup>2.</sup> To avoid spurious START and STOP conditions, a minimum delay is placed between SCL=1 and the falling or rising edge of SDA.

<sup>3.</sup> For a reSTART condition, or following a Write cycle.

To avoid spurious START and STOP conditions, a minimum delay is placed between SCL=1 and the falling or rising edge of SDA.


<sup>3.</sup> For a reSTART condition, or following a Write cycle.

Figure 12. AC waveforms



## 8 Package mechanical

Figure 13. PDIP8 – 8 pin Plastic DIP, 0.25mm lead frame, package outline



1. Drawing is not to scale.

Table 19. PDIP8 – 8 pin Plastic DIP, 0.25mm lead frame, package mechanical data

Comple al		millimeters			inches	
Symbol	Тур.	Min.	Max.	Тур.	Min.	Max.
Α			5.33			0.210
A1		0.38			0.015	
A2	3.30	2.92	4.95	0.130	0.115	0.195
b	0.46	0.36	0.56	0.018	0.014	0.022
b2	1.52	1.14	1.78	0.060	0.045	0.070
С	0.25	0.20	0.36	0.010	0.008	0.014
D	9.27	9.02	10.16	0.365	0.355	0.400
E	7.87	7.62	8.26	0.310	0.300	0.325
E1	6.35	6.10	7.11	0.250	0.240	0.280
е	2.54	-	-	0.100	-	-
eA	7.62	-	_	0.300	-	_
eВ			10.92			0.430
L	3.30	2.92	3.81	0.130	0.115	0.150




Figure 14. SO8 narrow – 8 lead Plastic Small Outline, 150 mils body width, package outline

1. Drawing is not to scale.

Table 20. SO8 narrow – 8 lead Plastic Small Outline, 150 mils body width, package mechanical data

Sumbal		millimeters			inches	
Symbol	Тур	Min	Max	Тур	Min	Max
Α			1.75			0.069
A1		0.10	0.25		0.004	0.010
A2		1.25			0.049	
b		0.28	0.48		0.011	0.019
С		0.17	0.23		0.007	0.009
ccc			0.10			0.004
D	4.90	4.80	5.00	0.193	0.189	0.197
E	6.00	5.80	6.20	0.236	0.228	0.244
E1	3.90	3.80	4.00	0.154	0.150	0.157
е	1.27	-	-	0.050	_	-
h		0.25	0.50		0.010	0.020
k		0°	8°		0°	8°
L		0.40	1.27		0.016	0.050
L1	1.04			0.041		




Figure 15. TSSOP8 – 8 lead Thin Shrink Small Outline, package outline

1. Drawing is not to scale.

Table 21. TSSOP8 – 8 lead Thin Shrink Small Outline, package mechanical data

0	millimeters inches					
Symbol	Тур.	Min.	Max.	Тур.	Min.	Max.
А			1.200			0.0472
A1		0.050	0.150		0.0020	0.0059
A2	1.000	0.800	1.050	0.0394	0.0315	0.0413
b		0.190	0.300		0.0075	0.0118
С		0.090	0.200		0.0035	0.0079
СР			0.100			0.0039
D	3.000	2.900	3.100	0.1181	0.1142	0.1220
е	0.650	-	_	0.0256	_	_
E	6.400	6.200	6.600	0.2520	0.2441	0.2598
E1	4.400	4.300	4.500	0.1732	0.1693	0.1772
L	0.600	0.450	0.750	0.0236	0.0177	0.0295
L1	1.000			0.0394		
α		0°	8°		0°	8°

Figure 16. UFDFPN8 (MLP8) – 8-lead Ultra thin Fine pitch Dual Flat Package No lead 2 × 3mm, package outline


1. Drawing is not to scale.

Table 22. UFDFPN8 (MLP8) – 8-lead Ultra thin Fine pitch Dual Flat Package No lead 2 × 3mm, package mechanical data

Symbol	millimeters			inches		
	Тур	Min	Max	Тур	Min	Max
А	0.55	0.50	0.60	0.022	0.020	0.024
A1	0.02	0.00	0.05	0.001	0.000	0.002
b	0.25	0.20	0.30	0.010	0.008	0.012
D	2.00	1.90	2.10	0.079	0.075	0.083
D2	1.60	1.50	1.70	0.063	0.059	0.067
ddd			0.08			0.003
E	3.00	2.90	3.10	0.118	0.114	0.122
E2	0.20	0.10	0.30	0.008	0.004	0.012
е	0.50	_	_	0.020	-	_
L	0.45	0.40	0.50	0.018	0.016	0.020
L1			0.15			0.006
L3		0.30			0.012	

## 9 Part numbering

Table 23. Ordering information scheme



B = F6DP26% Rousset

P = F6DP26% Chartered

- 1. Device grade 5 is available only with the operating voltage option F.
- 2. The UFDFPN8 package is available in M24C32-x devices only. It is not available in M24C64-x devices.
- ST strongly recommends the use of the Automotive Grade devices for use in an automotive environment. The High Reliability Certified Flow (HRCF) is described in the quality note QNEE9801. Please ask your nearest ST sales office for a copy.

For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST Sales Office.

The category of Second Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label.

# 10 Revision history

Table 24. Document revision history

Date	Revision	Changes	
22-Dec-1999	2.3	TSSOP8 package in place of TSSOP14 (pp 1, 2, OrderingInfo, PackageMechData).	
28-Jun-2000	2.4	TSSOP8 package data corrected	
31-Oct-2000	2.5	References to Temperature Range 3 removed from Ordering Information Voltage range -S added, and range -R removed from text and tables throughout.	
20-Apr-2001	2.6	Lead Soldering Temperature in the Absolute Maximum Ratings table amended Write Cycle Polling Flow Chart using ACK illustration updated References to PSDIP changed to PDIP and Package Mechanical data updated	
16-Jan-2002	2.7	Test condition for $I_{LI}$ made more precise, and value of $I_{LI}$ for E2-E0 and $\overline{WC}$ added -R voltage range added	
02-Aug-2002	2.8	Document reformatted using new template. TSSOP8 (3x3mm² body size) package (MSOP8) added. 5ms write time offered for 5V and 2.5V devices	
04-Feb-2003	2.9	SO8W package removedS voltage range removed	
27-May-2003	2.10	TSSOP8 (3x3mm² body size) package (MSOP8) removed	
22-Oct-2003	3.0	Table of contents, and Pb-free options added. Minor wording changes in Summary Description, Power-On Reset, Memory Addressing, Write Operations, Read Operations. V <sub>IL</sub> (min) improved to -0.45V.	
01-Jun-2004	4.0	Absolute Maximum Ratings for V <sub>IO</sub> (min) and V <sub>CC</sub> (min) improved. Soldering temperature information clarified for RoHS compliant devices. Device Grade clarified	
04-Nov-2004	5.0	Product List summary table added. Device Grade 3 added. 4.5-5.5V range is Not for New Design. Some minor wording changes. AEC-Q100-002 compliance. $t_{NS}$ (max) changed. $t_{NL}$ (min) is the same on all input pins of the device. $t_{NS}$	
05-Jan-2005	6.0	UFDFPN8 package added. Small text changes.	

Table 24. Document revision history (continued)

Date	Revision	Changes		
29-Jun-2006	7	Document converted to new ST template.  M24C32 and M24C64 products (4.5 to 5.5V supply voltage) removed.  M24C64 and M24C32 products (1.7 to 5.5V supply voltage) added.  Section 2.1: Chip Enable (E0, E1, E2) and Section 2.2: Write Control (WC) modified, Section 2.3: Supply voltage (VCC) added and replaces Power On Reset: VCC Lock-Out Write Protect section.  T <sub>A</sub> added, Note 1 updated and T <sub>LEAD</sub> specified for PDIP packages in Table 7: Absolute maximum ratings.  I <sub>CC0</sub> added, I <sub>CC</sub> voltage conditions changed and I <sub>CC1</sub> specified over the whole voltage range in Table 13: DC characteristics (VCC = 2.5V to 5.5V, device grade 6).  I <sub>CC0</sub> added, I <sub>CC</sub> frequency conditions changed and I <sub>CC1</sub> specified over the whole voltage range in Table 15: DC characteristics (VCC = 1.8V to 5.5V).  t <sub>W</sub> modified in Table 17: AC characteristics (VCC = 2.5V to 5.5V, device grades 6 and 3).  SO8N package specifications updated (see Figure 14 and Table 20).  Device grade 5 added, B and P Process letters added to Table 23: Ordering information scheme. Small text changes.		
03-Jul-2006	8	I <sub>CC1</sub> modified in <i>Table 13: DC characteristics (VCC = 2.5V to 5.5V, device grade 6).</i> Note 1 added to <i>Table 16: DC characteristics (VCC = 1.7V to 5.5V)</i> and table title modified.		
17-Oct-2006	9	UFDFPN8 package specifications updated (see <i>Table 22</i> ). M24128 and M24128-BR part numbers added.  Generic part number corrected in <i>Feature summary on page 1</i> .  I <sub>CC0</sub> corrected in <i>Table 14</i> and <i>Table 13</i> .  Packages are ECOPACK® compliant.		